561
|
1
|
|
2 /*
|
|
3 * Copyright (C) Igor Sysoev
|
|
4 */
|
|
5
|
|
6
|
|
7 #if (NGX_SMP)
|
|
8 #define NGX_SMP_LOCK "lock;"
|
|
9 #else
|
|
10 #define NGX_SMP_LOCK
|
|
11 #endif
|
|
12
|
|
13
|
|
14 /*
|
|
15 * "cmpxchgq r, [m]":
|
|
16 *
|
|
17 * if (rax == [m]) {
|
|
18 * zf = 1;
|
|
19 * [m] = r;
|
|
20 * } else {
|
|
21 * zf = 0;
|
|
22 * rax = [m];
|
|
23 * }
|
|
24 *
|
|
25 *
|
|
26 * The "r" is any register, %rax (%r0) - %r16.
|
1009
|
27 * The "=a" and "a" are the %rax register.
|
|
28 * Although we can return result in any register, we use "a" because it is
|
|
29 * used in cmpxchgq anyway. The result is actually in %al but not in $rax,
|
|
30 * however as the code is inlined gcc can test %al as well as %rax.
|
|
31 *
|
561
|
32 * The "cc" means that flags were changed.
|
|
33 */
|
|
34
|
|
35 static ngx_inline ngx_atomic_uint_t
|
|
36 ngx_atomic_cmp_set(ngx_atomic_t *lock, ngx_atomic_uint_t old,
|
|
37 ngx_atomic_uint_t set)
|
577
|
38 {
|
1009
|
39 u_char res;
|
561
|
40
|
|
41 __asm__ volatile (
|
|
42
|
|
43 NGX_SMP_LOCK
|
|
44 " cmpxchgq %3, %1; "
|
1009
|
45 " sete %0; "
|
561
|
46
|
|
47 : "=a" (res) : "m" (*lock), "a" (old), "r" (set) : "cc", "memory");
|
|
48
|
|
49 return res;
|
|
50 }
|
|
51
|
|
52
|
|
53 /*
|
|
54 * "xaddq r, [m]":
|
|
55 *
|
|
56 * temp = [m];
|
|
57 * [m] += r;
|
|
58 * r = temp;
|
|
59 *
|
|
60 *
|
|
61 * The "+r" is any register, %rax (%r0) - %r16.
|
|
62 * The "cc" means that flags were changed.
|
|
63 */
|
|
64
|
|
65 static ngx_inline ngx_atomic_int_t
|
|
66 ngx_atomic_fetch_add(ngx_atomic_t *value, ngx_atomic_int_t add)
|
|
67 {
|
|
68 __asm__ volatile (
|
|
69
|
|
70 NGX_SMP_LOCK
|
|
71 " xaddq %0, %1; "
|
|
72
|
1007
|
73 : "+r" (add) : "m" (*value) : "cc", "memory");
|
561
|
74
|
|
75 return add;
|
|
76 }
|
563
|
77
|
|
78
|
611
|
79 #define ngx_memory_barrier() __asm__ volatile ("" ::: "memory")
|
|
80
|
|
81 #define ngx_cpu_pause() __asm__ ("pause")
|