Mercurial > hg > nginx
annotate src/os/unix/ngx_gcc_atomic_ppc.h @ 937:fc1358d3d23a
larx/stcx. should cycle if the reservation was cleared
| author | Igor Sysoev <igor@sysoev.ru> |
|---|---|
| date | Thu, 21 Dec 2006 15:20:15 +0000 |
| parents | db8e718447f1 |
| children | c4f120548171 |
| rev | line source |
|---|---|
| 561 | 1 |
| 2 /* | |
| 3 * Copyright (C) Igor Sysoev | |
| 4 */ | |
| 5 | |
| 6 | |
| 7 /* | |
| 8 * The ppc assembler treats ";" as comment, so we have to use "\n". | |
| 9 * The minus in "bne-" is a hint for the branch prediction unit that | |
| 10 * this branch is unlikely to be taken. | |
| 11 * The "1b" means the nearest backward label "1" and the "1f" means | |
| 12 * the nearest forward label "1". | |
| 577 | 13 * |
| 561 | 14 * The "b" means that the base registers can be used only, i.e. |
| 15 * any register except r0. The r0 register always has a zero value and | |
| 16 * could not be used in "addi r0, r0, 1". | |
| 17 * The "=&b" means that no input registers can be used. | |
| 18 */ | |
| 19 | |
|
934
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
20 #if (NGX_PTR_SIZE == 8) |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
21 |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
22 static ngx_inline ngx_atomic_uint_t |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
23 ngx_atomic_cmp_set(ngx_atomic_t *lock, ngx_atomic_uint_t old, |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
24 ngx_atomic_uint_t set) |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
25 { |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
26 ngx_atomic_uint_t res, temp; |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
27 |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
28 __asm__ volatile ( |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
29 |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
30 " li %0, 0 \n" /* preset "0" to "res" */ |
|
937
fc1358d3d23a
larx/stcx. should cycle if the reservation was cleared
Igor Sysoev <igor@sysoev.ru>
parents:
935
diff
changeset
|
31 "1: \n" |
|
934
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
32 " ldarx %1, 0, %2 \n" /* load from [lock] into "temp" */ |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
33 /* and store reservation */ |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
34 " cmpd %1, %3 \n" /* compare "temp" and "old" */ |
|
937
fc1358d3d23a
larx/stcx. should cycle if the reservation was cleared
Igor Sysoev <igor@sysoev.ru>
parents:
935
diff
changeset
|
35 " bne- 2f \n" /* not equal */ |
|
934
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
36 " stdcx. %4, 0, %2 \n" /* store "set" into [lock] if reservation */ |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
37 /* is not cleared */ |
|
937
fc1358d3d23a
larx/stcx. should cycle if the reservation was cleared
Igor Sysoev <igor@sysoev.ru>
parents:
935
diff
changeset
|
38 " bne- 1b \n" /* the reservation was cleared */ |
|
934
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
39 " li %0, 1 \n" /* set "1" to "res" */ |
|
937
fc1358d3d23a
larx/stcx. should cycle if the reservation was cleared
Igor Sysoev <igor@sysoev.ru>
parents:
935
diff
changeset
|
40 "2: \n" |
|
934
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
41 |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
42 : "=&b" (res), "=&b" (temp) |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
43 : "b" (lock), "b" (old), "b" (set) |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
44 : "cc", "memory"); |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
45 |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
46 return res; |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
47 } |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
48 |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
49 |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
50 static ngx_inline ngx_atomic_int_t |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
51 ngx_atomic_fetch_add(ngx_atomic_t *value, ngx_atomic_int_t add) |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
52 { |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
53 ngx_atomic_uint_t res, temp; |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
54 |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
55 __asm__ volatile ( |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
56 |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
57 "1: ldarx %0, 0, %2 \n" /* load from [value] into "res" */ |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
58 /* and store reservation */ |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
59 " add %1, %0, %3 \n" /* "res" + "add" store in "temp" */ |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
60 " stdcx. %1, 0, %2 \n" /* store "temp" into [value] if reservation */ |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
61 /* is not cleared */ |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
62 " bne- 1b \n" /* try again if reservation was cleared */ |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
63 |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
64 : "=&b" (res), "=&b" (temp) |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
65 : "b" (value), "b" (add) |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
66 : "cc", "memory"); |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
67 |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
68 return res; |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
69 } |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
70 |
|
935
db8e718447f1
use light-weight sync on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
934
diff
changeset
|
71 |
|
db8e718447f1
use light-weight sync on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
934
diff
changeset
|
72 #if (NGX_SMP) |
|
db8e718447f1
use light-weight sync on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
934
diff
changeset
|
73 #define ngx_memory_barrier() __asm__ volatile ("lwsync\n" ::: "memory") |
|
db8e718447f1
use light-weight sync on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
934
diff
changeset
|
74 #else |
|
db8e718447f1
use light-weight sync on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
934
diff
changeset
|
75 #define ngx_memory_barrier() __asm__ volatile ("" ::: "memory") |
|
db8e718447f1
use light-weight sync on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
934
diff
changeset
|
76 #endif |
|
db8e718447f1
use light-weight sync on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
934
diff
changeset
|
77 |
|
934
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
78 #else |
|
4745e72044fb
fix atomic operations on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
611
diff
changeset
|
79 |
| 561 | 80 static ngx_inline ngx_atomic_uint_t |
| 81 ngx_atomic_cmp_set(ngx_atomic_t *lock, ngx_atomic_uint_t old, | |
| 82 ngx_atomic_uint_t set) | |
| 83 { | |
| 84 ngx_atomic_uint_t res, temp; | |
| 85 | |
| 86 __asm__ volatile ( | |
| 87 | |
| 88 " li %0, 0 \n" /* preset "0" to "res" */ | |
|
937
fc1358d3d23a
larx/stcx. should cycle if the reservation was cleared
Igor Sysoev <igor@sysoev.ru>
parents:
935
diff
changeset
|
89 "1: \n" |
| 561 | 90 " lwarx %1, 0, %2 \n" /* load from [lock] into "temp" */ |
| 91 /* and store reservation */ | |
| 92 " cmpw %1, %3 \n" /* compare "temp" and "old" */ | |
|
937
fc1358d3d23a
larx/stcx. should cycle if the reservation was cleared
Igor Sysoev <igor@sysoev.ru>
parents:
935
diff
changeset
|
93 " bne- 2f \n" /* not equal */ |
| 561 | 94 " stwcx. %4, 0, %2 \n" /* store "set" into [lock] if reservation */ |
| 95 /* is not cleared */ | |
|
937
fc1358d3d23a
larx/stcx. should cycle if the reservation was cleared
Igor Sysoev <igor@sysoev.ru>
parents:
935
diff
changeset
|
96 " bne- 1b \n" /* the reservation was cleared */ |
| 561 | 97 " li %0, 1 \n" /* set "1" to "res" */ |
|
937
fc1358d3d23a
larx/stcx. should cycle if the reservation was cleared
Igor Sysoev <igor@sysoev.ru>
parents:
935
diff
changeset
|
98 "2: \n" |
| 561 | 99 |
| 100 : "=&b" (res), "=&b" (temp) | |
| 101 : "b" (lock), "b" (old), "b" (set) | |
| 102 : "cc", "memory"); | |
| 103 | |
| 104 return res; | |
| 105 } | |
| 106 | |
| 107 | |
| 108 static ngx_inline ngx_atomic_int_t | |
| 109 ngx_atomic_fetch_add(ngx_atomic_t *value, ngx_atomic_int_t add) | |
| 110 { | |
| 111 ngx_atomic_uint_t res, temp; | |
| 112 | |
| 113 __asm__ volatile ( | |
| 114 | |
| 115 "1: lwarx %0, 0, %2 \n" /* load from [value] into "res" */ | |
| 116 /* and store reservation */ | |
| 117 " add %1, %0, %3 \n" /* "res" + "add" store in "temp" */ | |
| 118 " stwcx. %1, 0, %2 \n" /* store "temp" into [value] if reservation */ | |
| 119 /* is not cleared */ | |
| 120 " bne- 1b \n" /* try again if reservation was cleared */ | |
| 121 | |
| 122 : "=&b" (res), "=&b" (temp) | |
| 123 : "b" (value), "b" (add) | |
| 124 : "cc", "memory"); | |
| 125 | |
| 126 return res; | |
| 127 } | |
| 563 | 128 |
| 129 | |
| 130 #if (NGX_SMP) | |
| 131 #define ngx_memory_barrier() __asm__ volatile ("sync\n" ::: "memory") | |
| 132 #else | |
| 133 #define ngx_memory_barrier() __asm__ volatile ("" ::: "memory") | |
| 134 #endif | |
| 611 | 135 |
|
935
db8e718447f1
use light-weight sync on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
934
diff
changeset
|
136 #endif |
|
db8e718447f1
use light-weight sync on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
934
diff
changeset
|
137 |
|
db8e718447f1
use light-weight sync on ppc64
Igor Sysoev <igor@sysoev.ru>
parents:
934
diff
changeset
|
138 |
| 611 | 139 #define ngx_cpu_pause() |